




Andrew D. Zonenberg		
Antikernel Labs		
Sheet: /		
File: maxwell-main.sch		
<b>Title: MAXWELL Main Board</b>		
Size: A3	Date: 2020-07-16	Rev: 0.1
KiCad E.D.A. kicad (5.1.4)		Id: 1/18











File: intermediate-power.sch



File: 1v-rails.sch




File: higher-rails.sch



Rail design targets including safety margin

- INPUT: 24-48V at 5A
- Intermediate rail: 12V @ 9A
- 1V0: 8A
- 1V2: 1.5A
- 1V5: 6A
- 1V8: 1A
- 2V0: 500 mA
- 2V5: 1A
- 3V3: 3A
- 5V0: 100 mA
- 5V0N: 100 mA
- 12V0: 4A plus regulator inputs
- 21V5 for LCD: Constant current, nominally 33 mA
- DDR RAM Vref, Vtt: standard regulator

Pullups for PGOOD signals in case MCU pullups are too weak



Andrew D. Zonenberg  
Antikernel Labs

Sheet: /Power Supply/  
File: psu.sch


**Title: MAXWELL Main Board**

Size: A4 Date: 2020-07-16  
KiCad E.D.A. kicad (5.1.4)


Rev: 0.1  
Id: 2/18

Input is 24V @ 4A or 48V @ 2A.  
 Use 10A fuse to provide some headroom  
 Supply recommends more like 20 for inrush though?



Expected efficiency @ 48V in is ~93%.  
 Assuming 7.3A load, we'll dissipate a bit under 7W in this module.  
 Overcurrent shutdown at around 11A  
 Converter is isolated, but in/out ground are connected  
 since we don't actually need isolation.




5V standby rail is just used to drive enable lines for DC-DC's  
 Doesn't need high current



2 mR = 16 mV @ 8A  
 1.25 mA/LSB



12 mR = 18 mV @ 1.5A  
 208.333 µA/LSB



Andrew D. Zonenberg  
 Antikernel Labs

Sheet: /Power Supply/Intermediate and Standby Rails/  
 File: intermediate-power.sch











**Title: MAXWELL Main Board**

Size: A4 Date: 2020-07-16


KiCad E.D.A. kicad (5.1.4)

Rev: 0.1








Id: 3/18







Regulator enables need >3.3V to switch on fully:  
 \* IAFs need 4.2V min  
 \* OKL-T/3 needs 3.5V min  
 Level shifter inverts, drive low to enable 1V2 or 1V8  
 1V5/1V0 are negative enable so after inversion, drive high to enable



1.xV rails are max 6A  
 LVK25 are rated for 2W  
 6A through 5 mR = 180 mW max









All rails here are max 3A  
 LVK12 is rated for 500 mW  
 3A through 12 mR is 108 mW

$$V_{out} = 1.25V * (R1/R2 + 1)$$

$R2 \leq 1K$   
 $R1 = 16.2K$





We want a total of ~40 mA  
 Backlight Vf is 17.4 - 19.8V @ 20 mA  
 $R_{ext} = V_{drop} / (I_{out} - (V_{drop} / R_{int}))$   
 40 ohms gives 33.75 mA  
 Max 1W inst power, 150C, 225 C/W  
 Worst case Vf = 17.4V, dropping 4.1V = 138 mW, 31.05C rise  
 Best case 19.8V, dropping 1.7V = 58 mW, 13C rise





Target -4.75V to provide LDO headroom  
 We don't need exactly -5.0  
 $V_{out} = -1.22 * (R1+R2)/R2$ ,  $R2 \geq 50K$   
 $R2 = 100K$   
 $R1 = 289K$

16 bits signed, 81.92 mV full scale  
 2.5 uV/LSB



12 mR = 12 mV @ 1A  
 208.333 uA/LSB





12 mR = 6 mV @ 0.5A  
 208.333 uA/LSB





12 mR = 36 mV @ 3A  
 208.333 uA/LSB



100 mR = 4 mV @ 40 mA  
 25 uA/LSB



100 mR = 10 mV @ 100 mA  
 25 uA/LSB




Andrew D. Zonenberg  
 Antikernel Labs  
 Sheet: /Power Supply/Higher voltage rails/  
 File: higher-rails.sch

**Title: MAXWELL Main Board**

Size: A3 Date: 2020-07-16  
 KiCad E.D.A. kicad (5.1.4)

Rev: 0.1  
 Id: 5/18






Andrew D. Zonenberg  
Antikernel Labs

Sheet: /Inputs/  
File: inputs.sch

**Title: MAXWELL Main Board**

Size: A4 Date: 2020-07-16  
KiCad E.D.A. kicad (5.1.4)

Rev: 0.1  
Id: 7/18













Andrew D. Zonenberg  
**Antikernel Labs**  
 Sheet: /Inputs/IO FPGA/  
 File: iofpga.sch


**Title: MAXWELL Main Board**

Size: A4	Date: 2020-07-16	Rev: 0.1
KiCad E.D.A. kicad (5.1.4)		Id: 8/18





















Polarity swap for routability:  
 \* POD5\_D7  
 \* POD5\_D3  
 \* POD4\_D7  
 \* POD4\_D6  
 \* POD4\_D3  
 \* POD3\_D5  
 \* POD3\_D4  
 \* POD3\_D1  
 \* POD3\_D0  
 \* POD2\_D6  
 \* POD2\_D5  
 \* POD2\_D4  
 \* POD2\_D3  
 \* POD2\_D2  
 \* POD2\_D1  
 \* POD1\_D5  
 \* POD1\_D3  
 \* POD1\_D2  
 \* POD1\_D1  
 \* POD0\_D4  
 \* POD0\_D3  
 \* POD0\_D1

TP15  
TESTCLIP  
1 GND  
TP16  
TESTCLIP  
1 PO\_12V0  
TP17  
Conn\_01x04  
1 PO\_PRESENT  
2 POD0\_UART\_TX  
3 POD0\_UART\_RX  
4 GND



## Current Monitoring

P1_ALERT_B6	IO_0_34
P6_ALERT_D3	IO_L1P_T0_34
P7_UART_RXD_C3	IO_L1N_T0_34
P6_UART_RXD_A4	IO_L2P_T0_34
P6_PRESENT_A3	IO_L2N_T0_34
P6_UART_TXD_B3	IO_L3P_T0_DQS_34
P7_PRESENT_A2	IO_L3N_T0_DQS_34
P2_ALERT_B5	IO_L4P_T0_34
P0_ALERT_A5	IO_L4N_T0_34
P7_UART_TXD_B2	IO_L5P_T0_34
P8_PWREN_B1	IO_L5N_T0_34
P3_ALERT_C5	IO_L6P_T0_34
P4_ALERT_C4	IO_L6N_T0_VREF_34
P8_UART_TXD_E4	IO_L7P_T1_34
P5_ALERT_D4	IO_L7N_T1_34
P9_PWREN_F3	IO_L8P_T1_34
P9_ALERT_F2	IO_L8N_T1_34
P9_UART_RXD_G1	IO_L9P_T1_DQS_34
P8_PRESENT_D1	IO_L9N_T1_DQS_34
P8_ALERT_E2	IO_L10P_T1_34
P7_ALERT_D2	IO_L10N_T1_34
P8_UART_RXD_D1	IO_L11P_T1_SRCC_34
P7_PWREN_C1	IO_L11N_T1_SRCC_34
P10_ALERT_G4	IO_L12P_T1_MRCC_34
P11_ALERT_F4	IO_L12N_T1_MRCC_34
P11_PWREN_H4	IO_L13P_T2_MRCC_34
P10_PWREN_H3	IO_L13N_T2_MRCC_34
P9_UART_TXD_H2	IO_L14P_T2_SRCC_34
P10_UART_RXD_H1	IO_L14N_T2_SRCC_34
P9_PRESENT_D1	IO_L15P_T2_DQS_34
P11_UART_RXD_J1	IO_L15N_T2_DQS_34
P11_UART_TXD_K4	IO_L16P_T2_34
P11_PRESENT_K3	IO_L16N_T2_34
P10_UART_TXD_J4	IO_L17P_T2_34
P10_PRESENT_J3	IO_L17N_T2_34
M1	IO_L18P_T2_34
L1	IO_L18N_T2_34
M2	IO_L19P_T3_34
M3	IO_L19N_T3_VREF_34
P2	IO_L20P_T3_34
N1	IO_L20N_T3_34
P3	IO_L21P_T3_DQS_34
L3	IO_L21N_T3_DQS_34
L2	IO_L22P_T3_34
M5	IO_L23P_T3_34
M4	IO_L23N_T3_34
P5	IO_L24P_T3_34
N4	IO_L24N_T3_34
L5	IO_25_34



P6_PRESENT	R107	3V3
P7_PRESENT	R108	
P8_PRESENT	R109	
P9_PRESENT	R110	
P10_PRESENT	R111	
P11_PRESENT	R112	



## Load Switches



Bleed resistor is ~100 ohms.  
Max safe power limit is 400 mW or 63 mA.  
1K ohms gives ~10 mA, which is well below safe limits.  
External resistor dissipates 100 mW, at the upper limit for an 0402, but only briefly during shutdown.





Andrew D. Zonenberg  
Antikernel Labs

Sheet: /Inputs/Pod Power/  
File: podpower.sch



Title: MAXWELL Main Board

Size: A3 Date: 2020-07-16  
KiCad E.D.A. kicad (5.1.4)

Rev: 0.1  
Id: 12/18



No extra ESD protection needed here?  
Module is grounded long before signal contacts mate.



Andrew D. Zonenberg

Antikernel Labs

Sheet: /QSFP+/  
File: qsfpc.sch


**Title: MAXWELL Main Board**

Size: A4 Date: 2020-07-16





KiCad E.D.A. kicad (5.1.4)

Rev: 0.1



Id: 13/18




Swap ext refclk polarity for routing  
This just introduces a 180 deg phase shift  
If we need ultra precise sync we can correct



Flip polarity of VXCO output for routability  
This introduces a constant 180 deg phase shift,  
which the PLL won't care about.









- TP31 TESTCLIP 1 3V3
- TP32 TESTCLIP 1 GND
- TP33 TESTPAD 1 VCC\_CLK23
- TP34 TESTPAD 1 VCC\_PLL1
- TP35 TESTPAD 1 VCC\_CLK45
- TP36 TESTPAD 1 VCC\_CLK67
- TP37 TESTPAD 1 VCC\_CLK89
- TP38 TESTPAD 1 VCC\_PLL2
- TP39 TESTCLIP 1 GND
- TP40 TESTCLIP 1 PLL\_STATUS\_HOLDOVER
- TP41 TESTCLIP 1 PLL\_STATUS\_LD
- TP42 TESTCLIP 1 PLL\_STATUS\_CLKINO
- TP43 TESTCLIP 1 PLL\_STATUS\_CLKIN1
- TP44 TESTPAD 1 CLK\_OCXO\_AC







TRIG\_OUT\_MUX is one leg of a 1.2V CML output  
DC coupled, 390 mV swing or -4 dBm

REF\_OUT is single ended LVCMOS33  
-3.3V swing or +14 dBm


REF\_OUT\_P/N is LVDS, 400 mV or -4 dBm



Attenuator power limit is +21.25 dBm or -7V p-p  
 Rate the input for +20 dBm max to provide some safety margin.  
 Comparator starts slowing down around +/- 20 mV overdrive.  
 This is +/- 40 mV before the attenuator or about -18 dBm.







Andrew D. Zonenberg  
**Antikernel Labs**  
 Sheet: /MCU/  
 File: mcu.sch  
**Title: MAXWELL Main Board**  
 Size: A3    Date: 2020-07-16    Rev: 0.1  
 KiCad E.D.A. kicad (5.1.4)    Id: 17/18

