









Id: 3/12





Ready for review
PLL for clock synthesis and coarse phasing for X sampling point position
Andrew D. Zonenberg / Antikernel Labs

Sheet: /PLL/
File: pll.sch

Title: FREESAMPLE Oscilloscope


Size: A4

Date: 2019-03-17

Rev: 0.1


KiCad E.D.A. kicad (5.1.0)

Id: 5/12




Synchronize one-shot reset to line clock


Register and buffer sampling clock



Fanout buffers for shift register clock/reset signals

CML-to-LVDS buffer for FPGA input





Ready for review
Level triggering

Andrew D. Zonenberg / Antikernel Labs

Sheet: /Level triggering/
File: leveltrigger.sch


Title: FREESAMPLE Oscilloscope


Size: A4 Date: 2019-03-17

KiCad E.D.A. kicad (5.1.0)

Rev: 0.1

Id: 8/12





Ready for review
Ready for review

Andrew D. Zonenberg / Antikernel Labs

Sheet: /Sample clock muxing/
File: sample-clockmux.sch

Title: FREESAMPLE Oscilloscope

Size: A4 Date: 2019-03-17

KiCad E.D.A. kicad (5.1.0)

Rev: 0.1

Id: 11/12

